Abstract-A digital asynchronous waveform generator is presented and analysed for FMCW chirp generation. A novel delay line based sequencer is proposed, where the maximum output frequency scales with the gate delay of the process. At 2.9 GHz, 0 dBm is measured over a 50 Ω load, drawing 8 mA from a single 1.2 V supply. System simulation show the flexible generator can be programmed for either large bandwidth (resolution) or improved dynamic range. With a sweep to 2.9 GHz a free space resolution of 10 cm is feasible.
I. INTRODUCTION
Technology scaling in CMOS is driven by the continuous demand for higher performance digital circuits. Therefore modern technology favor resolution in time over resolution in amplitude [1] , disfavoring conventional analog and RF circuits. For FMCW signal generation, feedback solutions like PLLs are often employed to reduce phase noise but at the cost of slow chirp rate and limited bandwidth due to the tunability of the VCO. As an alternative, a DDS (Direct Digital Synthesizer) can be utilized as a feed forward solution, at the cost of power consumption limiting the maximum frequency.
In this paper we extend the concept of time average frequency [2] to FMCW chirp generation, which is evaluated and measured, preparing for an all digital radar in CMOS. Single bit FMCW chirps, appears as early as in 1984 [3] , but was discarded due to the low clock rate of digital circuits at the time [4] . More recently single bit chirps have appeared in the bio-impedance community for wideband excitation [5] . Section II addressees the side-effect of introducing harmonics and outlines a novel solution. Figure 1 shows the proposed waveform generator used in a fully digital FMCW radar. The waveform generator is preset with a linear chirp, which is transmitted from the upper antenna. Echoes are then received by the lower antenna and immediately digitized by a sign detector (a comparator with a threshold as second input). Since all signals are digital, the analog mixer can be replaced by a digital XOR gate. The XOR will produces the difference (and sum) between the generated waveform and received waveform. The difference in frequency will be directly proportional to the two-way travel time, producing the beat spectrum.
The presented waveform generator is however fully programmable for any digital bit sequence, enabling CW, FMCW, M-sequence or a pseudo noise sequence radar. The only limiting factor on chirp rate is the desired frequency range of the beat spectrum, the proposed system can e.g. sweep from 1 GHz to 10 GHz in 10 µs, yielding a beat spectrum from 0 to 600 MHz for targets between 0 and 100 meters. Serial out Figure 2 . The utilized serializer works by reading out a bitstream using a delay line as a sequencer. (a) shows the delay line with a "load" feature, where a bitpattern can be loaded in parallel onto the delay line. In (b) the circuit implementation is shown. The circuit has two modes, when SEL is low a new bitpattern W i is loaded into the mux delay line, and when SEL goes to 1 the bitpattern will "flow" out.
For radar applications the bitstream needs to be shifted out of the chip at a high data-rate to enable wideband excitation. Shifting out a bitstream at 6 GHz, is hard to do with a clock based approach. To avoid the high frequency clock, a Continuous Time Binary Value (CTBV) [6] solution is sought.
In CTBV the time resolution is decided by the gate delay of the process and not on the maximum clock frequency. A similar continuous time scheme is proposed by [1] , [2] , [7] . The use of a global clock to synchronize all of the elements makes sense and eases the design process as it can be fully automated by modern synthesis tools. It does however limit the maximum frequency, as ample margins must be inserted to ensure the slowest blocks can finish in the slowest process corner. The clock is also a large power drain, for a signal which in itself does not carry any real information.
Using delays as a sequencing element gives much greater flexibility and avoids high frequency global signals. Subject to slow process corners the delay line will "move" slower, but ideally stay in sync. Therefore the delay line based solution in figure 2 was implemented. The circuit works as follows: In load mode, the delay line gets new values from the "memory", which is loaded in parallel onto the delay line. When the select goes high, the bits will "flow" out of the chip. It should be noted that the solution relies entirely on standard static cells, without any feedback for latches nor refresh for dynamic logic. A similar serializer was proposed in [8] for SerDes applications. Our implementation is different from [8] and will be presented in a future work. Our novel usage of the serializer, in the waveform generator, is presented in section III.
The "memory" can be a long shift register, a standard memory with an address accumulator or any circuit which generates the desired bit sequence. In this prototype, this part has not been successfully implemented, so only a fixed pattern is presented.
II. QUANTIZATION IN AMPLITUDE AND TIME
Quantization in time, or sampling, is well understood, leading to folding around the sampling frequency. Quantization in amplitude is however a non-linear problem which is not as straight forward, but the specific case of an FMCW chirp is discussed in [3] . In the work by Johnston the harmonics are filtered out, but in this work we aim for a wideband waveform where the first harmonic is allowed to overlap with higher harmonics. Without any compensation, the higher harmonics will appear in the beat spectrum as false targets. This is illustrated in figure 3 (a) and can be expressed as a (weighted) sum of Dirac pulses,
for every target n. This is particularly troublesome for close targets (e.g. the direct coupling), as multiple false targets will appear in the beat spectrum.
It should be noted that these harmonics will appear as long as the mixer is digital, so simply filtering the output before transmitting will not alleviate the situation. In addition, such a filter would need to be tuned with changing frequency.
One straightforward solution to avoid the false targets, is to insert a delay on the input side, as depicted in figure 3(b) . The delay element will move the beat spectrum up in frequency, changing the beat in (1) to m(f target n + ατ ). This moves the first harmonics of interest to one band and the harmonics to a higher band that can be filtered out in the baseband or ignored. Since the waveform is a single bit digital bitstream the delay can be realized by a string of inverters as in [6] .
Beat spectrum Figure 3 . A digital FMCW radar visualized with 3 point targets, direct coupling and path loss is ignored. After a frequency analysis of the mixer product the beat frequency f is directly proportional to the time of flight T for each target. The digital inputs to the mixer creates odd harmonics which appear as false targets in the beat spectrum (see (a)), by appropriate delay on the input-side the beat spectrum is clean again (see (b)). figure 2 . At the bottom, the select loop is made with the same muxed delay line, but is programmed at startup with a wider select pulse as depicted in blue.
III.FABRICTED CHIP
In the original sketch in figure 2 , the delay line would need to be as long as the desired sequence. To work around this, a pipelined system was implemented and is depicted in figure 4 . A minimum of M = 2 rows is needed for the pipeline to work, one row is reading out values, while the last is loading new values from memory. For symmetry and flexibility, as will be seen later, M = 4 rows was implemented.
With M fixed, the "depth" N decides the speed of the load mode and the bus width to memory. In addition, it should be kept at a manageable number since the column is highly critical and subject to disappearing pulses.With a delay of τ = 86 ps (sample rate of 1/τ = 12 GHz), the implemented M = 4 rows and N = 16 columns gives a figure 5 . With the simple OR solution, each row in sequence, transmit at full bandwidth. To reduce the speed of the on chip components, an alternative approach is also possible. If each of the 4 outputs are brought out of the chip, the select loop can be programmed to select two rows at the same time. By sending out e.g. 11001100 and 011001100 an external XOR/comparator can be used to up-convert the waveform frequency by a factor of 2. The chip layout is shown in figure 6 . As can be seen, the choice of M = 4 gives a symmetrical select ring moving around the rows and columns in the middle. The circuit block measures 180 µm×100 µm including the output stage, which is a single common source NMOS transistor with W = 80 µm and a 50 Ω drain resistor.
The critical block is placed in a separate deep n-well with separate supply voltage and has the nMOS and pMOS bulk connections accessible on pads. In addition to noise reduction this enables adjusting of the nMOS and pMOS thresholds, allowing some tunability against chip to chip variations and nonsymmetric layout parasitics; by adjusting the relative strength of the pull-up and pull-down.
The OR4 gate consists of three symmetrical NAND gates from Weste and Harris [9] (with appropriate inversions), where the layout ensures equal path length for all four inputs.
IV. MEASUREMENT RESULTS
Programming the waveform generator to transmit the sequence 11001100 . . . the output voltage was recorded by probing with a Lecroy WwaveMaster 830Z1 oscilloscope. The resulting bitstream is shown in figure 7 , in both time and frequency. While transmitting, the chip draws 8 mA from a 1.2 V supply. The data is presented without averaging nor filtering, but a DC block capacitor was used to eliminate the static current of the output stage. When extracting the period and time interval jitter, a repeating pattern for every 16th edge was observed. This is also evident in figure 7 (middle), as pattern noise. The "16" is simply the number of edges in one loop. The pattern noise can be explained by non-symmetric layout and process mismatch and is also present in post layout simulations. The effect is a combination of non-symmetries in the select loop, pulse "shaping" in the readout rows and non-symmetries in the OR gate. When analyzing all of the edges (by looking at the crossing of the mean), the total histogram in figure 8 emerged. To recreate the distribution, each 16th sample was selected to create 16 new distributions, each found to be normally distributed. The resulting mean and standard deviation for these distributions can be found in table I, where the topleft values represents the distribution of the first edge/pulse while the bottom-right the last edge. By summing 16 Gaussians with the mean and standard deviation from the table, the total probability density (PDF) was recreated, see the solid red line in figure 8. The standard deviation can be seen to be about the same differing only by 0.8 ps, while the mean varies from 324 ps to 370 ps. To divide the jitter into "random" and "deterministic", a single average standard deviation of 1.8 ps, was combined with . Period jitter PDF estimation assuming each 16th stage follows a Gaussian distribution. Top: Extracting mean and sigma for each block and summing these Gaussions we obtain the total pdf. Alternativly, using the mean and an average standard devation the total pdf can be recreated by convolving 16 Dirac pulses with a Gaussian.
each of the mean values, this model results in the red dashed line in figure 8 . The agreement in estimate PDFs allows us to postulate that the random jitter has the same root cause, i.e. this is not 16 different phenomenas. The random jitter is believed to originate from amplitude noise (thermal noise) and 1/f noise. The exact distribution of the deterministic components is still under investigation, in particular how they change from chip to chip and how they change when the supply and substrate voltages are adjusted. V. SYSTEM SIMULATION Based on measured performance and jitter a high level simulation was carried out to asses the complete radar system performance. Following the diagram in figure 3(b) , a linear single bit chirp was generated, 4 copies where delayed to simulate 4 targets and the input threshold was changed in discrete steps and the beat spectrum averaged (16 times).
To properly model the waveform generator, we re-sample the signal into a bitstream which is allowed to change value only every 172 ps, effectively sampling it at 2.9 GHz. This is done without any filtering, so higher harmonics gets folded down into the spectrum, creating unwanted coherent time quantization "noise" in the spectrum. The measured deterministic and random jitter was then brought into the simulation and a CW test showed the same pattern noise as the measurements, although with a higher "noise floor"; due to the larger number of harmonics being folded down when the output is perfectly square.
A full sweep from 250 MHz to 2.9 GHz in 10 µs was then simulated and the resulting beat spectrum is shown in figure 9 . The figure compares the case of only amplitude quantization (top) and added time quantization with jitter (bottom). The noise level can be reduced by increasing the integration time (chirp length). The rms quantization noise has gone from 57 dB to 36 dB, meaning the time quantization degraded the dynamic range by 57 dB − 36 dB = 21 dB. Adding the measured jitter, no degradation in SNR level was observed, but for the full sweep the targets seems to have moved slightly (see figure 9 bottom).
By lowering the bandwidth, we loose resolution but obtain a cleaner spectrum, a similar analysis shows that with a sweep from 25 MHz to 290 MHz, the achieved dynamic range goes from 36 dB to 45 dB, a 8.3 dB improvement. Adding the jitter now slightly improves the dynamic range, by 2.3 dB (not shown).
Although the transmitted waveform is far from a clean sinechirp, the matched filter and sweept threshold results, provide a promising radar solution. VI.CONCLUSION A flexible single bit waveform generator is presented for UWB applications. With measurements and simulations the feasibility of an FMCW single bit radar is analyzed and discussed. Simulations show that the timing jitter is insignificant in comparision to the tradeoff done in amplitude and time quantization. Future work should therefore focus on improving the time resolution over the timing accuracy. The flexibility in waveform enables bandwidth to be traded off with dynamic range, where a wide bandwidth allows fine resolution and oversampled waveform increases the dynamic range.
